Y8H(  zkmagic,a95x-z2rockchip,rk3318 +7A95X Z2aliases=/pinctrl/gpio@ff210000C/pinctrl/gpio@ff220000I/pinctrl/gpio@ff230000O/pinctrl/gpio@ff240000U/serial@ff110000]/serial@ff120000e/serial@ff130000m/i2c@ff150000r/i2c@ff160000w/i2c@ff170000|/i2c@ff180000/ethernet@ff550000/mmc@ff500000/mmc@ff510000/mmc@ff520000cpus+cpu@0cpuarm,cortex-a53xpsci @+8E@Wdu cpu@1cpuarm,cortex-a53xpsci @+8E@Wdu cpu@2cpuarm,cortex-a53xpsci @+8E@Wdu cpu@3cpuarm,cortex-a53xpsci @+8E@Wdu idle-statespscicpu-sleeparm,idle-statexl2-cachecache@-opp-table-0operating-points-v2 opp-408000000Q~)@:opp-600000000#F~)@opp-8160000000,B@)@opp-1008000000<)@opp-1200000000G()@ Fdisabledopp-1296000000M?d )@ Fdisabledanalog-soundsimple-audio-cardMi2sfAnalogFokaysimple-audio-card,cpusimple-audio-card,codecarm-pmuarm,cortex-a53-pmu0defg display-subsystemrockchip,display-subsystem hdmi-soundsimple-audio-cardMi2sfHDMIFokaysimple-audio-card,cpusimple-audio-card,codecpsciarm,psci-1.0arm,psci-0.2smctimerarm,armv8-timer0   xin24m fixed-clockn6xin24mBi2s@ff000000(rockchip,rk3328-i2srockchip,rk3066-i2s )7i2s_clki2s_hclk  txrxFokayi2s@ff010000(rockchip,rk3328-i2srockchip,rk3066-i2s *8i2s_clki2s_hclktxrxFokayi2s@ff020000(rockchip,rk3328-i2srockchip,rk3066-i2s +9i2s_clki2s_hclktxrx Fdisabledspdif@ff030000rockchip,rk3328-spdif .: mclkhclk tx!default/Fokayipdm@ff040000 rockchip,pdm=Rpdm_clkpdm_hclkrx!defaultsleep/9 Fdisabledsyscon@ff100000&rockchip,rk3328-grfsysconsimple-mfd@io-domains"rockchip,rk3328-io-voltage-domainFokayCP^lzgpiorockchip,rk3328-grf-gpiopower-controller!rockchip,rk3328-power-controller+6power-domain@1power-domain@6Dpower-domain@5 BABpower-domain@8Freboot-modesyscon-reboot-modeRBRBRB RBserial@ff110000&rockchip,rk3328-uartsnps,dw-apb-uart 7&baudclkapb_pclktxrx!default/Fokayserial@ff120000&rockchip,rk3328-uartsnps,dw-apb-uart 8'baudclkapb_pclktxrx!default / !" Fdisabledserial@ff130000&rockchip,rk3328-uartsnps,dw-apb-uart 9(baudclkapb_pclktxrx!default/#Fokayi2c@ff150000(rockchip,rk3328-i2crockchip,rk3399-i2c $+7 i2cpclk!default/$ Fdisabledi2c@ff160000(rockchip,rk3328-i2crockchip,rk3399-i2c %+8 i2cpclk!default/% Fdisabledi2c@ff170000(rockchip,rk3328-i2crockchip,rk3399-i2c &+9 i2cpclk!default/& Fdisabledi2c@ff180000(rockchip,rk3328-i2crockchip,rk3399-i2c '+: i2cpclk!default/' Fdisabledspi@ff190000(rockchip,rk3328-spirockchip,rk3066-spi 1+ spiclkapb_pclk txrx!default/()*+ Fdisabledwatchdog@ff1a0000 rockchip,rk3328-wdtsnps,dw-wdt (pwm@ff1b0000rockchip,rk3328-pwm< pwmpclk!default/,(Fokaynpwm@ff1b0010rockchip,rk3328-pwm< pwmpclk!default/-(Fokayopwm@ff1b0020rockchip,rk3328-pwm < pwmpclk!default/.( Fdisabledpwm@ff1b0030rockchip,rk3328-pwm0< pwmpclk!default//( Fdisableddma-controller@ff1f0000arm,pl330arm,primecell@3 apb_pclkJthermal-zonessoc-thermalUky0tripstrip-point0_passivetrip-point1(passive1soc-crit8 criticalcooling-mapsmap010 map11 2tsadc@ff250000rockchip,rk3328-tsadc% :$P$tsadcapb_pclk!initdefaultsleep/3943B  tsadc-apb,Fokay0efuse@ff260000rockchip,rk3328-efuse&P+> pclk_efuseB id@7cpu-leakage@17logic-leakage@19cpu-version@1aVCadc@ff280000.rockchip,rk3328-saradcrockchip,rk3399-saradc( P[%saradcapb_pclkV  saradc-apbFokaymcgpu@ff300000"rockchip,rk3328-maliarm,mali-4500TZW]XY[\"ygpgpmmupppp0ppmmu0pp1ppmmu1 buscore56f72opp-table-gpuoperating-points-v25opp-200000000 g8opp-300000000g8opp-400000000ׄg8opp-500000000e0 Fdisablediommu@ff330200rockchip,iommu3 ` aclkiface Fdisablediommu@ff340800rockchip,iommu4@ bF aclkiface Fdisabledvideo-codec@ff350000rockchip,rk3328-vpu5  yvdpuF aclkhclk86iommu@ff350800rockchip,iommu5@  F aclkiface68video-codec@ff360000*rockchip,rk3328-vdecrockchip,rk3399-vdec6  BABaxiahbcabaccoreAB ׄׄ96iommu@ff360480rockchip,iommu 6@6@ JB aclkiface69vop@ff370000rockchip,rk3328-vop7>  x;aclk_vopdclk_vophclk_vop  axiahbdclk:Fokayport endpoint;Aiommu@ff373f00rockchip,iommu7?  ; aclkifaceFokay:hdmi@ff3c0000rockchip,rk3328-dw-hdmi< #Fiahbisfrcec<hdmi!default /=>?@Fokayports+port@0endpointA;port@1codec@ff410000rockchip,rk3328-codecA* pclkmclk@Fokayphy@ff430000rockchip,rk3328-hdmi-phyC SBysysclkrefoclkrefpclk hdmi_phyC cpu-versionFokay<clock-controller@ff440000rockchip,rk3328-cruDBxin24m@ x=&'(ABDC"\5H4$zBBB|n6n6n6ׄn6#FLGрxhxhрxhxhsyscon@ff450000.rockchip,rk3328-usb2phy-grfsysconsimple-mfdE+usb2phy@100rockchip,rk3328-usb2phyBphyclk usb480m_phy{DFokayDotg-port$;<=yotg-bvalidotg-idlinestateFokay/EVhost-port > ylinestateFokayWmmc@ff5000000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshcP@   =!JNbiuciuciu-driveciu-sample:Eрm resetFokayS]/FGHI!defaultnJmmc@ff5100000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshcQ@   >"KObiuciuciu-driveciu-sample:EsY@n resetFokayS]zK/LMNO!defaultmmc@ff5200000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshcR@  ?#LPbiuciuciu-driveciu-sample:Eрo resetFokayS /PQR!defaultethernet@ff540000rockchip,rk3328-gmacT ymacirq8dWXZYMstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macc  stmmaceth@ Fdisabledethernet@ff550000rockchip,rk3328-gmacU@ ymacirq8TSSUVIstmmacethmac_clk_rxmac_clk_txclk_mac_refaclk_macpclk_macclk_macphyb  stmmacethrmiiSoutputFokayTemdiosnps,dwmac-mdio+ethernet-phy@04ethernet-phy-id1234.d400ethernet-phy-ieee802.3-c22Vd!default/TU2Susb@ff5800002rockchip,rk3328-usbrockchip,rk3066-usbsnps,dwc2X MotgDhostL^m@ V usb2-phyFokayusb@ff5c0000 generic-ehci\  NDWusbFokayusb@ff5d0000 generic-ohci]  NDWusbFokaymmc@ff5f00000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc_@  @MQbiuciuciu-driveciu-sample:Eрh reset Fdisabledusb@ff600000rockchip,rk3328-dwc3snps,dwc3` C`aref_clksuspend_clkbus_clkDhost |utmi_wideFokayinterrupt-controller@ff811000 arm,gic-4003D@ @ `   crypto@ff060000rockchip,rk3328-crypto@ PQ;hclk_masterhclk_slavesclkD  crypto-rstpinctrlrockchip,rk3328-pinctrl@+Ygpio@ff210000rockchip,gpio-bank! 3D3kgpio@ff220000rockchip,gpio-bank" 4D3hgpio@ff230000rockchip,gpio-bank# 5D3dgpio@ff240000rockchip,gpio-bank$ 6D3pcfg-pull-up`Zpcfg-pull-downmbpcfg-pull-none|Xpcfg-pull-none-2ma|apcfg-pull-up-2ma`pcfg-pull-up-4ma`[pcfg-pull-none-4ma|^pcfg-pull-down-4mampcfg-pull-none-8ma|\pcfg-pull-up-8ma`]pcfg-pull-none-12ma| _pcfg-pull-up-12ma` `pcfg-output-highpcfg-output-lowpcfg-input-high`Ypcfg-inputi2c0i2c0-xfer XX$i2c1i2c1-xfer XX%i2c2i2c2-xfer  XX&i2c3i2c3-xfer XX'i2c3-pins XXhdmi_i2chdmii2c-xfer XX>pdm-0pdmm0-clkXpdmm0-fsyncXpdmm0-sdi0Xpdmm0-sdi1Xpdmm0-sdi2Xpdmm0-sdi3Xpdmm0-clk-sleepYpdmm0-sdi0-sleepYpdmm0-sdi1-sleepYpdmm0-sdi2-sleepYpdmm0-sdi3-sleepYpdmm0-fsync-sleepYtsadcotp-pin X3otp-out X4uart0uart0-xfer  XZuart0-cts Xuart0-rts Xuart0-rts-pin Xuart1uart1-xfer XZ uart1-ctsX!uart1-rtsX"uart1-rts-pinXuart2-0uart2m0-xfer XZuart2-1uart2m1-xfer XZ#spi0-0spi0m0-clkZspi0m0-cs0 Zspi0m0-tx Zspi0m0-rx Zspi0m0-cs1 Zspi0-1spi0m1-clkZspi0m1-cs0Zspi0m1-txZspi0m1-rxZspi0m1-cs1Zspi0-2spi0m2-clkZ(spi0m2-cs0Z+spi0m2-txZ)spi0m2-rxZ*i2s1i2s1-mclkXi2s1-sclkXi2s1-lrckrxXi2s1-lrcktxXi2s1-sdiXi2s1-sdoXi2s1-sdio1Xi2s1-sdio2Xi2s1-sdio3Xi2s1-sleepYYYYYYYYYi2s2-0i2s2m0-mclkXi2s2m0-sclkXi2s2m0-lrckrxXi2s2m0-lrcktxXi2s2m0-sdiXi2s2m0-sdoXi2s2m0-sleep`YYYYYYi2s2-1i2s2m1-mclkXi2s2m1-sclkXi2sm1-lrckrxXi2s2m1-lrcktxXi2s2m1-sdiXi2s2m1-sdoXi2s2m1-sleepPYYYYYspdif-0spdifm0-txXspdif-1spdifm1-txXspdif-2spdifm2-txXsdmmc0-0sdmmc0m0-pwren[sdmmc0m0-pin[sdmmc0-1sdmmc0m1-pwren[sdmmc0m1-pin[msdmmc0sdmmc0-clk\Fsdmmc0-cmd]Gsdmmc0-dectn[Hsdmmc0-wrprt[sdmmc0-bus1]sdmmc0-bus4@]]]]Isdmmc0-pins[[[[[[[[sdmmc0extsdmmc0ext-clk^sdmmc0ext-cmd[sdmmc0ext-wrprt[sdmmc0ext-dectn[sdmmc0ext-bus1[sdmmc0ext-bus4@[[[[sdmmc0ext-pins[[[[[[[[sdmmc1sdmmc1-clk \Nsdmmc1-cmd ]Msdmmc1-pwren]sdmmc1-wrprt]sdmmc1-dectn]sdmmc1-bus1]sdmmc1-bus4@]]]]Lsdmmc1-pins [ [[[[[[[[clk-32k-outXOemmcemmc-clk_Pemmc-cmd`Qemmc-pwrenXemmc-rstnoutXemmc-bus1`emmc-bus4@````emmc-bus8````````Rpwm0pwm0-pinXpwm0-pin-pull-upZ,pwm1pwm1-pinXpwm1-pin-pull-upZ-pwm2pwm2-pinX.pwmirpwmir-pinX/gmac-1rgmiim1-pins` \ ^^\^^^ ^ ^\ \^^\\\ \^\\\\rmiim1-pinsa_aaaa a a_ _ X XXXXXgmac2phyfephyled-speed10Xfephyled-duplexXfephyled-rxm1XTfephyled-txm1Xfephyled-linkm1XUtsadc_pintsadc-int Xtsadc-pin Xhdmi_pinhdmi-cecX=hdmi-hpdb?cif-0dvp-d2d9-m0XXXXX X X XXXXXcif-1dvp-d2d9-m1XXXXXXXXXXXXirir-intXeledscyx-led-pinXfsdio-pwrseqwifi-enable-hXgusbhost-vbus-drvXotg-vbus-drvXlchosenserial2:1500000n8adc-keys adc-keyscbuttonsw@ dbutton-recovery recovery !h ,Bhir-receivergpio-ir-receiver Fd/e!defaultleds gpio-leds/f!defaultled-0 Lon Fd CYX_LEDsdio-pwrseqmmc-pwrseq-simple/g!default ZhKspdif-soundsimple-audio-cardSPDIFsimple-audio-card,cpuisimple-audio-card,codecjspdif-outlinux,spdif-ditjregulator-vccio-1v8regulator-fixed fvccio_1v8 uw@ w@ regulator-vccio-3v3regulator-fixed fvccio_3v3 u2Z 2Z regulator-otg-vbusregulator-fixed k/l!default fvcc_otg_vbus uLK@ LK@ Eregulator-sdmmcregulator-fixed k/m!default fvcc_sd u2Z 2Z Jregulator-vdd-armpwm-regulator n fvdd_arm u~ \   regulator-vdd-logpwm-regulator o fvdd_log u      7 compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3serial0serial1serial2i2c0i2c1i2c2i2c3ethernet0mmc0mmc1mmc2device_typeregclocks#cooling-cellscpu-idle-statesdynamic-power-coefficientenable-methodoperating-points-v2i-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cachecpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uscache-levelcache-unifiedopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendstatussimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namesound-daiinterruptsinterrupt-affinityports#clock-cellsclock-frequencyclock-output-namesclock-namesdmasdma-names#sound-dai-cellspinctrl-namespinctrl-0pinctrl-1pmuio-supplyvccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplygpio-controller#gpio-cells#power-domain-cellsoffsetmode-normalmode-recoverymode-bootloadermode-loaderreg-io-widthreg-shift#pwm-cellsarm,pl330-periph-burst#dma-cellspolling-delay-passivepolling-delaysustainable-powerthermal-sensorstemperaturehysteresistripcooling-devicecontributionassigned-clocksassigned-clock-ratespinctrl-2resetsreset-namesrockchip,hw-tshut-temp#thermal-sensor-cellsrockchip,efuse-sizebits#io-channel-cellsvref-supplyinterrupt-namespower-domainsmali-supply#iommu-cellsiommusremote-endpointphysphy-namesrockchip,grfnvmem-cellsnvmem-cell-names#phy-cells#reset-cellsassigned-clock-parentsphy-supplyfifo-depthmax-frequencybus-widthcap-sd-highspeedvmmc-supplycap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104cap-mmc-highspeedtx-fifo-depthrx-fifo-depthsnps,txpblphy-modephy-handleclock_in_outassigned-clock-ratephy-is-integrateddr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephy_typesnps,dis-del-phy-power-chg-quirksnps,dis_enblslpm_quirksnps,dis-tx-ipgap-linecheck-quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis_u3_susphy_quirk#interrupt-cellsinterrupt-controllerrangesbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowinput-enablerockchip,pinsstdout-pathio-channelsio-channel-nameskeyup-threshold-microvoltpoll-intervallabellinux,codepress-threshold-microvoltgpiosdefault-statereset-gpiosregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-ongpioenable-active-highvin-supplypwmsregulator-settling-time-up-usregulator-boot-on