Ð þí? 8: (ý9Ô 3,Qualcomm Technologies, Inc. IPQ5018/AP-RDP432.1-C2$2qcom,ipq5018-rdp432-c2qcom,ipq5018clocksgephy-rx-clk 2fixed-clock=sY@MZgephy-tx-clk 2fixed-clock=sY@MZref-96mhz-clk2fixed-factor-clockbMisZsleep-clk 2fixed-clockM=}Zxo-board-clk2fixed-factor-clockbMisZxo-clk 2fixed-clockM=ÜlZcpus cpu@0~cpu2arm,cortex-a53ŠŽpsciœb­ÁZ*cpu@1~cpu2arm,cortex-a53ŠŽpsciœb­ÁZ+l2-cache2cacheÐÜçZopp-table-cpu2operating-points-v2õZopp-800000000/¯Èà @opp-1008000000<ÜÈà @firmwarescm2qcom,scm-ipq5018qcom,scm&a6memory@40000000~memoryŠ@pmu2arm,cortex-a53-pmu Gpsci 2arm,psci-1.0•smcreserved-memory Rbootloader@4a800000ŠJ€ Ysbl@4aa00000ŠJ Ysmem@4ab00000 2qcom,smemŠJ°Y`tz@4ac00000ŠJÀ Ysoc@0 2simple-bus Rÿÿÿÿphy@5b0002qcom,ipq5018-usb-hsphyа b wh OozokayZ$phy@7e0002qcom,ipq5018-uniphy-pcie-phyŠàb Bh / 0Mo zdisabledZphy@860002qcom,ipq5018-uniphy-pcie-phyŠ`b <h # $MozokayZmdio@880002qcom,ipq5018-mdioŠ€d”uÄ b 5‹gcc_mdio_ahb_clk zdisabledethernet-phy@72ethernet-phy-id004d.d0c0Šh omdio@900002qcom,ipq5018-mdioŠ d b 6‹gcc_mdio_ahb_clk zdisabledclock-controller@9b0002qcom,ipq5018-cmn-pllŠ °b   ‹refahbsysM— §<4`Z qfprom@a0000 2qcom,ipq5018-qfpromqcom,qfpromŠ  mode@249ŠIÀZ base1@249ŠIÀZ base2@24aŠJÀZ s0-p1@24bŠKÀZs0-p2@24cŠLÀZs1-p1@24cŠLÀZs1-p2@24dŠMÀZs2-p1@24eŠNÀZs2-p2@24fŠOÀZs3-p1@24fŠOÀZs3-p2@250ŠPÀZs4-p1@251ŠQÀZs4-p2@254ŠTÀZrng@e3000 2qcom,prng-eeŠ0b C‹core zdisabledthermal-sensor@4a9000!2qcom,ipq5018-tsensqcom,tsens-v1ŠJJ€4Å MÑmodebase1base2s0_p1s0_p2s1_p1s1_p2s2_p1s2_p2s3_p1s3_p2s4_p1s4_p2 G¸âuplowòZ(dma-controller@704000 2qcom,bam-v1.7.4qcom,bam-v1.7.0Šp@ GÏb ‹bam_clk!)Zcrypto@73a0002qcom,crypto-v5.1Šs `b  !‹ifacebuscoreBGrxtxpinctrl@10000002qcom,ipq5018-tlmmŠ0 GÐQam/yŽZuart1-stateŸgpio31gpio32gpio33gpio34 ¤blsp1_uart1­¼Z!pcie0-default-stateZ'clkreq-n-pinsŸgpio14 ¤pcie0_clk­Ëperst-n-pinsŸgpio15¤gpio­ËØwake-n-pinsŸgpio16 ¤pcie0_wake­Ësdc-default-stateZ clk-pinsŸgpio9 ¤sdc1_clk­ãcmd-pinsŸgpio8 ¤sdc1_cmd­Ëdata-pinsŸgpio4gpio5gpio6gpio7 ¤sdc1_data­ãclock-controller@18000002qcom,gcc-ipq5018Š€$bMðZ hwlock@19050002qcom,tcsr-mutexŠPýZsyscon@19370002qcom,tcsr-ipq5018sysconŠ“pZmmc@7804000%2qcom,ipq5018-sdhciqcom,sdhci-msm-v5Š€@ hcG{Šâhc_irqpwr_irqb Y Z‹ifacecorexozokay# -default;HW q°edma-controller@78840002qcom,bam-v1.7.0Šˆ@Ð Gîb ‹bam_clk!Z"serial@78af000%2qcom,msm-uartdm-v1.4qcom,msm-uartdmŠŠð Gkb   ‹coreifacezokay#!-defaultserial@78b0000%2qcom,msm-uartdm-v1.4qcom,msm-uartdmŠ‹ Glb   ‹coreiface zdisabledspi@78b50002qcom,spi-qup-v2.2.1 Š‹P G_b   ‹coreifaceB""Gtxrx zdisabledi2c@78b70002qcom,i2c-qup-v2.2.1Š‹p  Gab   ‹coreiface=€B" "Gtxrx zdisableddma-controller@7984000 2qcom,bam-v1.7.4qcom,bam-v1.7.0Š˜@À G’b V‹bam_clk! zdisabledZ#spi@79b0000&2qcom,ipq5018-snandqcom,ipq9574-snandŠ› b W V X ‹coreaoniomB### Gtxrxcmd zdisabledusb@8af88002qcom,ipq5018-dwc3qcom,dwc3Нˆ G> âhs_phy_irq b u f x v‹coreifacesleepmock_utmih bo Rzokayusb@8a00000 2snps,dwc3Š àb v‹ref GŒ Œusb2-phy–$›ªÂÖïhostinterrupt-controller@b0000002qcom,msm-qgic2 Š   @  G yŽ  R  úZv2m@02arm,gic-v2m-frameŠøZ&v2m@10002arm,gic-v2m-frameŠøwatchdog@b017000$2qcom,apss-wdt-ipq5018qcom,kpss-wdtŠ p@ Gbmailbox@b111000<2qcom,ipq5018-apcs-apps-globalqcom,ipq6018-apcs-apps-globalŠ Mb%  ‹pllxogpll0Zclock@b1160002qcom,ipq5018-a53pllŠ `@Mb‹xoZ%timer@b1200002arm,armv7-timer-memŠ  Rframe@b120000Š   G+frame@b123000Š 0 G + zdisabledframe@b124000+ G Š @ zdisabledframe@b125000Š P G + zdisabledframe@b126000Š ` G + zdisabledframe@b127000Š p G + zdisabledframe@b128000Š € G+ zdisabledpcie@800000002qcom,pcie-ipq50180Š€€ ¨€€0€° dbielbiatuparfconfigmhi~pci8Iÿ S–Œpciephy0R€ €0€0b&ølGopqrstuvw/âmsi0msi1msi2msi3msi4msi5msi6msi7globalŽj}Ž‘0b d ? A = > @%‹ifaceaxi_maxi_sahbauxaxi_bridge@h 1 2 3 4 5 6 7 8<‹pipesleepstickyaxi_maxi_sahbaxi_m_stickyaxi_s_sticky zdisabledpcie@0~pciŠIÿ Rpcie@a00000002qcom,pcie-ipq50180Š   ¨ 0 0 dbielbiatuparfconfigmhi~pci8Iÿ S–Œpciephy0R   0 0b&ølG4789;?DH3/âmsi0msi1msi2msi3msi4msi5msi6msi7globalŽj}KNOS0b c 9 ; 7 8 :%‹ifaceaxi_maxi_sahbauxaxi_bridge@h % & ' ( ) * + ,<‹pipesleepstickyaxi_maxi_sahbaxi_m_stickyaxi_s_stickyzokay#'-default — £pcie@0~pciŠIÿ Rthermal-zonescpu-thermal®(tripscpu-critical¾ÔÀÊè …criticalcpu-passive¾† Êè…passiveZ)cooling-mapsmap0Õ)Ú*ÿÿÿÿÿÿÿÿ+ÿÿÿÿÿÿÿÿgephy-thermal®(tripsgephy-critical¾ÔÀÊè …criticaltop-glue-thermal®(tripstop-glue-critical¾ÔÀÊè …criticalubi32-thermal®(tripsubi32-critical¾ÔÀÊè …criticaltimer2arm,armv8-timer0Galiasesé/soc@0/serial@78af000chosenñserial0:115200n8 interrupt-parent#address-cells#size-cellsmodelcompatibleclock-frequency#clock-cellsphandleclocksclock-divclock-multdevice_typeregenable-methodnext-level-cacheoperating-points-v2#cooling-cellscache-levelcache-sizecache-unifiedopp-sharedopp-hzopp-microvoltclock-latency-nsqcom,dload-modeqcom,sdi-enabledinterruptsrangesno-maphwlocksresets#phy-cellsstatusnum-lanesclock-namesassigned-clocksassigned-clock-rates-u64bitsnvmem-cellsnvmem-cell-namesinterrupt-names#qcom,sensors#thermal-sensor-cells#dma-cellsqcom,eeqcom,controlled-remotelydmasdma-namesgpio-controller#gpio-cellsgpio-rangesinterrupt-controller#interrupt-cellspinsfunctiondrive-strengthbias-pull-downbias-pull-upoutput-lowbias-disable#reset-cells#hwlock-cellsreg-namesnon-removablepinctrl-0pinctrl-namesmmc-ddr-1_8vmmc-hs200-1_8vmax-frequencybus-widthqcom,select-utmi-as-pipe-clkphy-namesphystx-fifo-resizesnps,is-utmi-l1-suspendsnps,hird-thresholdsnps,dis_u2_susphy_quirksnps,dis_u3_susphy_quirkdr_modemsi-controller#mbox-cellsframe-numberlinux,pci-domainbus-rangemax-link-speedmsi-mapinterrupt-map-maskinterrupt-mapreset-namesperst-gpioswake-gpiosthermal-sensorstemperaturehysteresistripcooling-deviceserial0stdout-path