Ð þí¡8ø(©À'Amlogic S805X3 BP201 Development Boardamlogic,bp201amlogic,s7"1cpus"1cpu@0=cpuarm,cortex-a55IMpsci[ m€z ‡ ™€¦ ³cpu@100=cpuarm,cortex-a55IMpsci[ m€z ‡ ™€¦ ³cpu@200=cpuarm,cortex-a55IMpsci[ m€z ‡ ™€¦ ³cpu@300=cpuarm,cortex-a55IMpsci[ m€z ‡ ™€¦ ³l2-cache0cacheÄÐo]@|Þtimerarm,armv8-timer0æ   psci arm,psci-1.0Tsmcxtal-clk fixed-clockñn6xtalÞsoc simple-bus"1!interrupt-controller@fff01000 arm,gic-400("9 Iÿðÿð  æ Þbus@fe000000 simple-busIþH"1!þHserial@7a000&amlogic,s7-uartamlogic,meson-s4-uartI  æ© NUxtalpclkbaudaokaypinctrl@4000amlogic,pinctrl-s7"1!@@Þgpio@c0 IÀ  hgpiomuxr‚Ž gpio@100 I0  hgpiomuxr‚Žgpio@140 I@ , hgpiomuxr‚Ž gpio@180 I€ @ hgpiomuxr‚Ž gpio@1c0 IÀ H hgpiomuxr‚Žgpio@200 I $ hgpiomuxr‚Žgpio@240 I@  hgpiomuxr‚Žgpio@2c0IÀ hgpior‚Žgpio@300 I  hgpiomuxr‚Žaliasesš/soc/bus@fe000000/serial@7a000memory@0=memoryI@reserved-memory"1!secmon@5000000shared-dma-poolI0¢ modelcompatibleinterrupt-parent#address-cells#size-cellsdevice_typeregenable-methodd-cache-line-sized-cache-sized-cache-setsi-cache-line-sizei-cache-sizei-cache-setsnext-level-cachecache-levelcache-unifiedphandleinterruptsclock-frequencyclock-output-names#clock-cellsranges#interrupt-cellsinterrupt-controllerclocksclock-namesstatusreg-namesgpio-controller#gpio-cellsgpio-rangesserial0no-map