\Z8V(V,Samsung Galaxy S III Neo2samsung,s3ve3gqcom,msm8226=handsetchosenJserial0:115200n8clocksxo_board 2fixed-clockVc$ssleep_clk 2fixed-clockVcscpuscpu@02arm,cortex-a7{qcom,msm8226-smpcpusOcpu@12arm,cortex-a7{qcom,msm8226-smpcpusPcpu@22arm,cortex-a7{qcom,msm8226-smpcpu  sQcpu@32arm,cortex-a7{qcom,msm8226-smpcpu  sRl2-cache2cachesfirmwarescm2qcom,scm-msm8226qcom,scm corebusifacememory@0memoryopp-table-cpu2operating-points-v2 sopp-300000000opp-384000000`opp-600000000#Fopp-787200000.pmu2arm,cortex-a7-pmu remoteproc$2qcom,msm8226-rpm-procqcom,rpm-procmaster-stats2qcom,rpm-master-stats):APSSMPSSLPSSPRONTOsmd-edge LSrpm-requests2qcom,rpm-msm8226qcom,smd-rpm arpm_requestsclock-controller2qcom,rpmcc-msm8226qcom,rpmccVxospower-controller2qcom,msm8226-rpmpdss8opp-table2operating-points-v2sopp1opp2opp3opp4opp5opp6reserved-memorysmem@3000000smpss@8000000 disableds<mba@d100000  disableds;adsp@dc00000 sKsmem 2qcom,smem)smp2p-adsp 2qcom,smp2p L master-kernelmaster-kernelsLslave-kernel slave-kernel !sJsmp2p-modem 2qcom,smp2p Lmaster-kernelmaster-kernels:slave-kernel slave-kernel !s7smsm 2qcom,smsmL  apps@0s>modem@1  !s=adsp@2  !wcnss@7  !soc 2simple-businterrupt-controller@f90000002qcom,msm-qgic2  !smailbox@f9011000C2qcom,msm8226-apcs-kpss-globalqcom,msm8916-apcs-kpss-globalsyscon2  pllauxVsclock@f90160002qcom,msm8226-a7pll`@Vxosopp-table2operating-points-v2sopp-768000000-opp-787200000.opp-998400000;`opp-1094400000A;8opp-1190400000Fopp-1305600000Mopp-1344000000Popp-1401600000Sopp-1497600000YCopp-1593600000^hopp-1689600000d@opp-1785600000jnpower-manager@f9012000$2qcom,msm8226-saw2-v2.1-l2qcom,saw2 watchdog@f9017000$2qcom,apss-wdt-msm8226qcom,kpss-wdtptimer@f90200002arm,armv7-timer-memframe@f9021000> frame@f9023000>  0 disabledframe@f9024000>  @ disabledframe@f9025000>  P disabledframe@f9026000>  ` disabledframe@f9027000>  p disabledframe@f9028000>  disabledpower-manager@f90880002qcom,kpss-acc-v2spower-manager@f9089000%2qcom,msm8226-saw2-v2.1-cpuqcom,saw2spower-manager@f90980002qcom,kpss-acc-v2 spower-manager@f9099000%2qcom,msm8226-saw2-v2.1-cpuqcom,saw2 spower-manager@f90a80002qcom,kpss-acc-v2 s power-manager@f90a9000%2qcom,msm8226-saw2-v2.1-cpuqcom,saw2 s power-manager@f90b80002qcom,kpss-acc-v2 s power-manager@f90b9000%2qcom,msm8226-saw2-v2.1-cpuqcom,saw2 s mmc@f9824900%2qcom,msm8226-sdhciqcom,sdhci-msm-v4I@Khccore{Uhc_irqpwr_irq ifacecorexoedefaults disabledmmc@f9864900%2qcom,msm8226-sdhciqcom,sdhci-msm-v4I@KhccoreUhc_irqpwr_irq ifacecorexoedefaults disabledmmc@f98a4900%2qcom,msm8226-sdhciqcom,sdhci-msm-v4I@Khccore}Uhc_irqpwr_irq ifacecorexoedefaults disabledserial@f991d000%2qcom,msm-uartdm-v1.4qcom,msm-uartdm k e W coreiface disabledserial@f991e000%2qcom,msm-uartdm-v1.4qcom,msm-uartdm l g W coreiface disabledserial@f991f000%2qcom,msm-uartdm-v1.4qcom,msm-uartdm m i W coreifaceokayserial@f9920000%2qcom,msm-uartdm-v1.4qcom,msm-uartdm n k W coreiface disabledi2c@f99230002qcom,i2c-qup-v2.1.10 _ Y W coreifaceedefaults disabledi2c@f99240002qcom,i2c-qup-v2.1.1@ ` [ W coreifaceedefaults disabledi2c@f99250002qcom,i2c-qup-v2.1.1P a ] W coreifaceedefaults  disabledi2c@f99260002qcom,i2c-qup-v2.1.1` b _ W coreifaceedefaults! disabledi2c@f99270002qcom,i2c-qup-v2.1.1p c a W coreifaceedefaults" disabledi2c@f99280002qcom,i2c-qup-v2.1.1 d c W coreifaces#edefault disabledusb@f9a55000 2qcom,ci-hdrcPR     ifacecore}  xh coreulpiotgusb-phy$ disabled s%ulpiphy(2qcom,usb-hs-phy-msm8226qcom,usb-hs-phy  refsleep %phypor"Dh$s$rng@f9bff000 2qcom,prng coresram@fc1900002qcom,msm8226-rpm-statsclock-controller@fc4000002qcom,gcc-msm8226@@V s xosleep_clks sram@fc4280002qcom,rpm-msg-ramB@ B@ssram@150Pssram@b50 Pssram@1550Pssram@1f50Psthermal-sensor@fc4a9000#2qcom,msm8226-tsensqcom,tsens-v0_1JJD0&'()*+,-./0123456e>  ,pcpc-ackB??Gtxrxsmd-edge L SQmodemhwlock@fd484000(2qcom,msm8226-tcsr-mutexqcom,tcsr-mutexH@Wssyscon@fd4850002qcom,tcsr-msm8226sysconHPs9pinctrl@fd5100002qcom,msm8226-pinctrlQ@eu@u ! s@blsp1-i2c1-state gpio2gpio3 blsp_i2c1sblsp1-i2c2-state gpio6gpio7 blsp_i2c2sblsp1-i2c3-stategpio10gpio11 blsp_i2c3s blsp1-i2c4-stategpio14gpio15 blsp_i2c4s!blsp1-i2c5-stategpio18gpio19 blsp_i2c5s"blsp1-i2c6-stategpio22gpio23 blsp_i2c6s#cci-default-stategpio29gpio30 cci_i2c0sFcci-sleep-stategpio29gpio30gpiosGsdhc1-default-statesclk-pins sdc1_clk cmd-data-pinssdc1_cmdsdc1_data sdhc2-default-statesclk-pins sdc2_clk cmd-data-pinssdc2_cmdsdc2_data sdhc3-default-statesclk-pinsgpio44sdc3cmd-pinsgpio43sdc3data-pinsgpio39gpio40gpio41gpio42sdc3clock-controller@fd8c00002qcom,mmcc-msm8226`V s8    AAKxommss_gpll0_votegpll0_votegpll1_votegfx3d_clk_srcdsi0plldsi0pllbytesBdisplay-subsystem@fd900000 2qcom,mdss@Kmdss_physvbif_physBB]B^Bmifacebusvsync H ! disabledsCdisplay-controller@fd9000002qcom,msm8226-mdp5qcom,mdp5  Kmdp_physC B]B^BiBmifacebuscorevsyncportsport@0endpointDsEdsi@fd922800)2qcom,msm8226-dsi-ctrlqcom,mdss-dsi-ctrl( Kdsi_ctrlC}B!BAA8BiB]B^B_BkBdBn-mdp_coreifacebusbytepixelcorecore_mmssAportsport@0endpointEsDport@1endpointphy@fd922a002qcom,dsi-phy-28nm-8226*+-0"Kdsi_plldsi_phydsi_phy_regulatorVB] ifacerefsAcci@fda0c0002qcom,msm8226-cci 2BUB,B-camss_top_ahbcci_ahbcciedefaultsleepsFG disabledi2c-bus@0cgpu@fdb000002qcom,adreno-305.18qcom,adrenoKkgsl_3d0_reg_memory ! Ukgsl_3d0_irqBwBxBycoreifacemem_ifaceHBI disabledopp-table2operating-points-v2sIopp-450000000topp-320000000opp-200000000 opp-19000000!sram@fdd000002qcom,msm8226-ocmem  Kctrlmem "coregmu-sram@0sHremoteproc@fe2000002qcom,msm8226-adsp-pil @JJJJ#Uwdogfatalreadyhandoverstop-ack8cxxoKL,stop disabledsmd-edge LSQlpasssram@fe805000$2qcom,msm8226-imemsysconsimple-mfdPreboot-mode2syscon-reboot-mode\wfUwfUwfUthermal-zonescpu0-thermal+AOMcooling-mapsmap0_N0dOPQRtripstrip0s$EpassivesNtrip1s Ecriticalcpu1-thermal+AOMcooling-mapsmap0_S0dOPQRtripstrip0s$EpassivesStrip1s Ecriticaltimer2arm,armv7-timer0aliases/soc/serial@f991f000 #address-cells#size-cellsinterrupt-parentmodelcompatiblechassis-typestdout-path#clock-cellsclock-frequencyphandleenable-methoddevice_typeregnext-level-cacheclocksoperating-points-v2qcom,accqcom,saw#cooling-cellscache-levelcache-unifiedclock-namesopp-sharedopp-hzinterruptsqcom,rpm-msg-ramqcom,master-namesmboxesqcom,smd-edgeqcom,smd-channels#power-domain-cellsopp-levelrangesno-mapstatusmemory-regionhwlocksqcom,smemqcom,local-pidqcom,remote-pidqcom,entry-name#qcom,smem-state-cellsinterrupt-controller#interrupt-cells#mbox-cellsframe-numberreg-namesinterrupt-namespinctrl-namespinctrl-0assigned-clocksassigned-clock-ratesresetsreset-namesphy_typedr_modehnp-disablesrp-disableadp-disableahb-burst-configphy-namesphys#reset-cells#phy-cellsqcom,init-seqnvmem-cellsnvmem-cell-names#qcom,sensors#thermal-sensor-cellsbitsqcom,eeqcom,channel#dma-cellsnum-channelsqcom,num-eesqcom,powered-remotelyinterrupts-extendedpower-domainspower-domain-namesqcom,ext-bhs-regqcom,halt-regsqcom,smem-statesqcom,smem-state-namesdmasdma-nameslabel#hwlock-cellsgpio-controller#gpio-cellsgpio-rangespinsfunctiondrive-strengthbias-disablebias-pull-upremote-endpointassigned-clock-parentspinctrl-1sramoffsetmode-bootloadermode-normalmode-recoverypolling-delay-passivepolling-delaythermal-sensorstripcooling-devicetemperaturehysteresisserial0